The role involves mixed-signal design engineering focusing on timing analysis, circuit design using Cadence ADE, and verification methodologies.

Validate SerDes technologies, ensure mixed signal designs meet reliability and performance standards, drive innovation and collaborate on validation strategies.

The Senior Verification Engineer will lead ASIC design verification efforts, develop verification strategies, create test plans, and mentor junior engineers while ensuring coverage compliance.