Top Tech Jobs & Startup Jobs in Vancouver

Reposted 7 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
Lead the verification of Serdes systems, develop UVM/SV testbenches and test cases, and mentor junior engineers while ensuring design quality and integration.
Top Skills: PerlPythonSystemverilogTclUvm
Reposted 10 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.
Top Skills: Cadence GenusCxlDdr4Ddr5PciePerlPythonSdcSerdesStaSynopsys DcSystemverilogTclUcieUpf
Reposted 12 Days AgoSaved
In-Office or Remote
2 Locations
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.
Top Skills: SystemverilogUvm
Reposted 15 Days AgoSaved
In-Office or Remote
2 Locations
Entry level
Entry level
Information Technology • Manufacturing
As a Verification Engineer, you will lead the verification of Serdes by developing AMS SystemVerilog models, collaborating with the design team, and ensuring model quality.
Top Skills: Jasper GoldPerlPythonSystemverilogTclUvmVc-Formal
Reposted 17 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
As a Digital Design Engineer at Eliyan, you will design and develop Ethernet PCS/PMA IPs, optimize digital designs, and collaborate on high-performance products.
Top Skills: Ethernet StandardsIeee 802.3RtlSystemverilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 21 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
As a Staff Digital Verification Engineer, develop verification plans, maintain test environments, and ensure compliance with Ethernet standards while leading junior engineers.
Top Skills: Ci/CdEthernetSystemverilogUvm
Reposted 2 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead architecture and RTL implementation of high-speed SerDes digital IP (224G/448G PAM4), including DSP equalization, CDR, FEC, PHY control, RTL quality, AMS integration, tapeout coordination, standards work, firmware interfaces, and post-silicon debug.
Top Skills: 3Nm5NmAdcAms Co-SimulationCdcCdrCtleDacDfeDftDpiFfeFinfetGaaIeee 802.3LintMlseOif CeiPam4RdcRs-Fec Kp4Rs-Fec Kp8RtlSynthesisSystemverilogUcie
7 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead optical integration of external components with silicon die in a semiconductor packaging context. Evaluate, characterize, and qualify VCSELs/PDs/lenses/fiber interfaces; define integration schemes, alignment tolerances, and coupling strategies; develop optical test infrastructure and system demos; coordinate with packaging, process, and silicon teams to ensure manufacturability and yield; report milestones to leadership.
Top Skills: BeolBer TestingCo-Packaged OpticsDie-AttachE-To-O/O-To-E CharacterizationFeolFiber CouplingFiber InterfacesLens AssembliesLink Budget ValidationOn-Wafer Optical ProbingPdPd ArraysSolder ReflowUnderfillVcselVcsel ArraysWafer-Level Packaging
Reposted 7 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Signal and Power Integrity Engineer, you'll develop packaging solutions for chiplet interconnects, optimizing performance through simulation, measurement, and collaboration with cross-functional teams.
Top Skills: AdsAllegroHfssHspicePowerdcPowersiQ3DSiwaveSpectre
Reposted 14 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Principal Physical Design Engineer, you will lead ASIC development from RTL to GDSII, oversee design flow optimization, and ensure the delivery of high-performance products.
Top Skills: AsicEmGdsiiIrPnrPvRtlSamsungStaTsmc
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account