Top Tech Jobs & Startup Jobs in Vancouver

Own Jenkins-based RTL quality and release-promotion pipelines across lint, CDC, RDC, synthesis, and STA. Build QoR tracking, automated quality gates, waiver management, and evidence generation. Develop LLM-driven tooling to triage violations, create annotated pull requests, check spec-to-RTL consistency, and generate documentation. The role requires strong Python, hardware-flow knowledge, CI/CD expertise, and practical LLM integration experience. It is fully onsite Monday through Friday in the Bay Area, Vancouver, or Toronto.

Lead the verification of Serdes systems, develop UVM/SV testbenches and test cases, and mentor junior engineers while ensuring design quality and integration.

As a Signal and Power Integrity Engineer, you'll develop packaging solutions for chiplet interconnects, optimizing performance through simulation, measurement, and collaboration with cross-functional teams.

Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.

The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.

As a Verification Engineer, you will lead the verification of Serdes by developing AMS SystemVerilog models, collaborating with the design team, and ensuring model quality.

As a Digital Design Engineer at Eliyan, you will design and develop Ethernet PCS/PMA IPs, optimize digital designs, and collaborate on high-performance products.

As a Staff Digital Verification Engineer, develop verification plans, maintain test environments, and ensure compliance with Ethernet standards while leading junior engineers.

Leads DFT architecture and implementation for chiplets, PHYs, controllers, and 2.5D/3DIC systems. Develops scan, BIST, ATPG, hierarchical test access, die-to-die test, KGD screening, and customer-ready DFT collateral. Partners with digital, analog, physical design, verification, STA, and test engineering teams. Owns DFT tools, constraints, coverage, simulation, post-silicon debug, ATE pattern bring-up, and methodology development.

The Senior Staff Physical Verification Engineer leads all physical verification activities including DRC, LVS, and DFM for advanced chip designs, ensuring compliance across multiple foundries and technologies.