The Senior Digital Design Engineer will develop and optimize digital designs for Ethernet IPs, ensuring compliance with standards and collaborating with various teams.
Join the leading chiplet startup! As an Eliyan senior digital designer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing micro-architecture specifications and RTL design descriptions for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.
Key Responsibilities
- Design, develop and/or integrate Ethernet PCS/PMA IPs for various data rates (100/200/400/800G)
- Develop micro-architecture specifications and implement digital designs using SystemVerilog
- Ensure compliance with Ethernet standards (IEEE 802.3)
- Optimize designs for power, area, and performance
- Collaborate with verification engineers for IP verification
- Work closely with physical design team for physical implementation
- Participate in design reviews and ensure design quality
- Develop and maintain all IP design collaterals that include documentation, RTL, SDC constraints, power intent definition (UPF/CPF), LINT/CDC rule files and waivers
- Stay up to date with industry trends, emerging technologies and progress in standards’ bodies
Qualifications
- Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent
- 8+ years of experience in high-speed digital design (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
- Strong expertise in RTL and Assertion coding with SystemVerilog
- Proficiency in taking RTL through synthesis and produce a PPA optimized frontend netlist
- Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training
- Strong bias for innovations across all aspects of digital design including automation of mundane activities and methods for quality improvement
- Experience integrating 3rd party mixed signal IPs
- Proven track record of being part of a start-up like environment
- Expertise in Forward Error Correction (FEC) code implementation and performance analysis
- Knowledge of DRAM Controllers/PHYs and HBM Memory a plus
Top Skills
Ethernet
Ieee 802.3
Rtl
Systemverilog
Similar Jobs
Semiconductor
As a Senior Staff Engineer, you'll design, verify, and evaluate digital circuits for high-speed ICs, collaborate across teams, and enhance design methodologies.
Top Skills:
Verilog,Vhdl,Synopsys,Cadence,Primetime
Cloud • Hardware • Internet of Things • Other • Software • Semiconductor • Utilities
The Senior ASIC Digital Design Engineer will collaborate in designing solutions for Wavelogic products, managing design implementation, and supporting verification efforts.
Top Skills:
AsicBashCC++Digital DesignDspMakePythonSystem Verilog
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
As a UI Engineer, you will build and maintain single-page web applications with Ember.js, collaborate with diverse teams, and drive technical aspects of product delivery.
Top Skills:
AWSCSSEmberGitHTMLJavaScriptMochaPostcssQunitSassTailwind Css
What you need to know about the Vancouver Tech Scene
Raincouver, Vancity, The Big Smoke — Vancouver is known by many names, and in recent years, it has gained a reputation as a growing hub for both tech and sustainability. Renowned for its natural beauty, the city has become a magnet for professionals eager to create environmental solutions, and with an emphasis on clean technology, renewable energy and environmental innovation, it's attracted companies across various industries, all working toward a shared goal: advancing clean technology.
