Fabric Cryptography Logo

Fabric Cryptography

UVM Design Verification Engineer

Posted 5 Days Ago
Be an Early Applicant
Remote
Hiring Remotely in Santa Clara, CA
Senior level
Remote
Hiring Remotely in Santa Clara, CA
Senior level
As a Design Verification Engineer at Fabric, you will ensure that our cryptographic processor designs meet high standards of functionality and reliability. Your role includes developing verification plans, creating testbenches, integrating verification into the design flow, and mentoring team members in verification techniques.
The summary above was generated by AI

FABRIC CRYPTOGRAPHY

Building towards a future beyond trust with custom chips for advanced cryptography. 


Fabric is a fast-growing Series A deep tech company (full-stack across silicon, hardware and cloud) that was founded to build towards a future beyond trust with custom chips for advanced cryptography. Incredible cryptographers, engineers, and builders are working tirelessly to bring this vision to life. Our job is to make their work possible at scale and at speed.


We’re a team of 60+ AI hardware and software veterans, cryptographers and cypherpunks. Together, we’re building the first general purpose, high performance computer chip for all cryptography – what we call the Verifiable Processing Unit (VPU). On top of the VPU, we’re developing a full compiler stack and acceleration libraries to ensure the chips are easy to program and use. With $39 million in equity and tens of millions worth in pre-orders, we're enabling real-time, high-performance systems where privacy is the default, not the exception.


About the job

As a Design Verification Engineer, you will be an integral part of our mission to deliver cutting-edge cryptography processors. You will work alongside a team of highly skilled professionals who are committed to pushing the boundaries of hardware innovation. Your role will involve ensuring that our cryptographic processor designs meet the highest standards of functionality, performance, and reliability.

What you'll be doing...

  • Work on verification of a proprietary cryptographic processor and SoC
  • Contribute to the architecture and methodology of our DV environment and team from scratch
  • Develop and execute verification plans and testbenches to validate the functionality of our products 
  • Write and maintain directed and constrained random tests to ensure that the verification environment is up-to-date and effective
  • Work cross functionally to integrate the verification environment into the overall design flow. 
  • Own and develop formal and UVM verification methods to ensure the completeness and consistency of the design. 
  • Provide technical guidance to other team members with the latest verification best practices and techniques. 

Qualifications and experience requirements...

  • BS, MS, PhD in Electrical Engineering, Computer Science, or a related field. 
  • 10+ years of strong experience with design verification
  • Integration of third-party IP into an SoC
  • Experience with an SoC through tapeout and post-silicon
  • Knowledge of CDC, XProp,and DFT
  • UVM testbench development from scratch, SystemC/C++ experience a plus
  • Python knowledge and scripting/automating DV flows
  • Good understanding of digital design, including RTL design, UVM, System Verilog and synthesis. 
  • Knowledge of cryptography and data protection is a plus. 
  • Excellent written and verbal communication skills, and the ability to work effectively in a team environment. Ability to work independently, under pressure and in a startup setting.

Fabric Cryptography is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate based on race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. 

Top Skills

C++
Python
System Verilog
Systemc
Uvm

Similar Jobs

2 Days Ago
Remote
3 Locations
Senior level
Senior level
Artificial Intelligence
The Senior Staff Design Verification Engineer will verify new hardware blocks and sub-systems, develop and maintain verification environments, and collaborate with design engineers to meet project goals. Responsibilities include creating test cases and ensuring designs meet performance requirements.
Top Skills: CC++PythonSystemverilogVerilog
11 Days Ago
Remote
Santa Clara, CA, USA
Senior level
Senior level
Hardware • Software
As a Sr. Digital Design Verification Engineer, you will lead the design verification process, developing verification plans, executing tests, and ensuring product functionality. You'll work on complex architectures including processor and memory controllers, utilize formal verification methods, and guide team members on best practices.
Top Skills: C++PythonSystemc
11 Days Ago
Remote
Santa Clara, CA, USA
Senior level
Senior level
Hardware • Software
As a Design Verification Engineer, you'll verify cryptographic processors focusing on GDDR technology. Responsibilities include developing verification plans, writing tests, and guiding team members while ensuring product specifications are met.
Top Skills: C++Python

What you need to know about the Vancouver Tech Scene

Raincouver, Vancity, The Big Smoke — Vancouver is known by many names, and in recent years, it has gained a reputation as a growing hub for both tech and sustainability. Renowned for its natural beauty, the city has become a magnet for professionals eager to create environmental solutions, and with an emphasis on clean technology, renewable energy and environmental innovation, it's attracted companies across various industries, all working toward a shared goal: advancing clean technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account