Eliyan Corporation Logo

Eliyan Corporation

Senior Design Verification Engineer

Posted 8 Hours Ago
Be an Early Applicant
7 Locations
Senior level
7 Locations
Senior level
The role involves developing and executing verification plans for Ethernet PCS/PMA IPs, creating and maintaining SystemVerilog/UVM-based verification environments, and collaborating with design engineers to ensure design quality. It includes responsibilities for managing regression environments and ensuring IP compliance with Ethernet standards.
The summary above was generated by AI

Join the leading chiplet startup! As an Eliyan digital verification engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be developing state-of-the-art testbenches and unit/chip level test cases for best-in-class PHYs and Controllers. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits. MUST BE WILLING TO WORK ONSITE - M-F

Key Responsibilities

  • Develop and execute verification plans for Ethernet PCS/PMA IPs for various speeds (100/200/400/800G)
  • Create and maintain SystemVerilog/UVM-based verification environments
  • Write and debug SystemVerilog/UVM compliant test cases for block and chip level
  • Maintain a regression environment for enabling design CI/CD pipelines
  • Collaborate with design engineers to ensure design quality with continuous micro-architecture, test-plan, and coverage reviews
  • Develop, maintain, and track various test plan items and progress towards RTL freeze
  • Stay up to date with industry trends, emerging technologies and progress in standards’ bodies
  • Ensure IP compliance with Ethernet standards (IEEE 802.3)
  • Integration 3rd party VIPs and coordinate feature/bug tracking requests
  • Create, improve, maintain DPI based FW simulation environments
  • Create, improve, maintain GLS environments for functional and power simulations

Qualifications

  • Bachelors or Masters or Ph.D in Electrical Engineering and related fields, or equivalent
  • 8+ years of experience in verification of serial transmission protocols and products (preferably in retimer, gearbox, Ethernet PMA/PCS logic)
  • Strong expertise in UVM, test environment and assertion coding with SystemVerilog
  • Proficiency in 3rd party tools for regression management and coverage analysis
  • Knowledge of Ethernet 802.3 standards’ clauses related to 100G/200G/400G/800G, Auto-Negotiation and Link Training
  • Strong bias for innovations across all aspects of digital verification including automation of mundane activities and methods for quality improvement
  • Experience in verifying 3rd party mixed signal IPs as well as integration of VIPs
  • Proven track record of being part of a start-up like environment
  • Knowledge of DRAM Controllers/PHYs and HBM Memory a plus

Top Skills

Systemverilog

Similar Jobs

Senior level
Semiconductor
As a Staff/Sr Staff Design Verification Engineer, you will review design specifications, build testbenches, lead and coordinate tasks, model analog circuits, ensure compliance testing, and continuously improve verification methodologies.
Top Skills: C/C++PerlPythonSystemverilogUvm
2 Days Ago
Toronto, ON, CAN
Senior level
Senior level
Artificial Intelligence • Hardware • Machine Learning • Software • Semiconductor
As a Design Verification Engineer at Lightmatter, your role involves collaborating with digital design experts to rigorously verify designs using UVM testbench techniques, developing comprehensive test plans, and applying various verification methods to ensure design integrity in a dynamic team environment.
Top Skills: PythonSystemverilog
4 Days Ago
Toronto, ON, CAN
Mid level
Mid level
Semiconductor
The Senior Design Verification Engineer will develop verification plans, build testbenches, analyze failures, and support multiple teams in ensuring design verification across various projects including analog circuits and standards compliance testing. The role involves substantial collaboration and leadership opportunities within the digital design verification team.
Top Skills: C/C++PerlPythonSystemverilogUvm

What you need to know about the Vancouver Tech Scene

Raincouver, Vancity, The Big Smoke — Vancouver is known by many names, and in recent years, it has gained a reputation as a growing hub for both tech and sustainability. Renowned for its natural beauty, the city has become a magnet for professionals eager to create environmental solutions, and with an emphasis on clean technology, renewable energy and environmental innovation, it's attracted companies across various industries, all working toward a shared goal: advancing clean technology.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account