The role involves leading the physical design of ASICs, overseeing all phases from RTL to GDSII, and enhancing design methodologies.
Join the leading chiplet startup! As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PNR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV – DRC, LVS, Antenna). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Define and execute IP block and partition physical design strategy across projects, aligning schedules, resources, and milestones to company tapeout goals.
- Lead mixed signal placement and routing, enforcing analog keepouts, shielding, and DRC aware methodologies while integrating digital logic cleanly.
- Own system and block integration for floorplanning, power, placement, CTS, and constraints, ensuring consistent interfaces across hierarchy and reuse
- Drive end to end IP physical implementation from RTL handoff through GDSII, managing iterations, ECOs, and closure plans across corners
- Develop and maintain block specific flow customizations for synthesis, PNR, EM IR, STA, and physical verification to improve QoR and predictability
- Deliver robust constraints methodology, pushing timing intent from system to block and back, maintaining mode and corner correctness for signoff
- Run and close subsystem signoff including STA, EM IR, SI, DRC, LVS, antenna, and metal fill, meeting reliability and manufacturability requirements
- Optimize clock architecture and CTS for skew, latency, and power, including skew group definitions and balancing across library corners
- Collaborate with front end, DFT, packaging, and manufacturing to resolve integration risks, test mode impacts, and physical interface requirements
- Provide clear status, risk, and mitigation reporting to leadership, using metrics driven dashboards for PPA, convergence, and schedule predictability
Minimum Qualifications:
- Expertise in physical design, timing closure, and signoff for small to large ASIC IP blocks, including mixed signal integration and subsystem closure ownership
- Strong hands-on experience with floorplanning, power planning, placement, CTS, routing, EM IR, STA, and PV signoff across MMMC scenarios
- Proven ability to improve flows through automation and scripting, with disciplined debug skills and data driven QoR and runtime optimization mindset
- Excellent cross functional leadership and communication skills to drive alignment, technical reviews, and closure decisions under aggressive timelines
Similar Jobs
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Designs and implements software architecture integrating machine learning models with real-time rendering systems. Evaluates customer requirements, selects build-versus-buy solutions, and determines when specialized research is needed. Develops language-agnostic wrappers, APIs, microservices, and data-processing layers while coordinating technical requirements across customers, leadership, and engineering teams. Decomposes product visions into scalable, maintainable components that enable ML capabilities in production software.
Top Skills:
APIsC#C++ContainerizationDeep LearningGitMachine LearningMessage BrokersMicroservicesPythonReal-Time Rendering EnginesReinforcement LearningUnix Shell
.png){kind=logo}
28 Minutes Ago
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Leads the world and prop materials team for an open-world interactive experience. Defines scalable material pipelines, surface and tiling systems, modular shaders, and material libraries across high-end and mobile platforms. Translates art direction into production-ready materials, ensures rendering and runtime integration, collaborates with environment, lighting, technical art, and pipeline teams, and manages quality and consistency across large-scale environments.
Top Skills:
Physically Based Rendering (Pbr)Procedural World-BuildingReal-Time RenderingShader SystemsUnreal EngineUnreal Engine 5
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Leads the design, development, optimization, and long-term technical direction of Unreal Engine systems for an AAA game. Responsibilities include engine architecture, low-level programming, performance and memory optimization, platform integration, debugging, engine upgrades, coding standards, technical planning, and mentoring engine programmers. The role collaborates across gameplay, rendering, tools, pipeline, and production teams.
Top Skills:
C++GitPerforceUnreal Engine
What you need to know about the Vancouver Tech Scene
Raincouver, Vancity, The Big Smoke — Vancouver is known by many names, and in recent years, it has gained a reputation as a growing hub for both tech and sustainability. Renowned for its natural beauty, the city has become a magnet for professionals eager to create environmental solutions, and with an emphasis on clean technology, renewable energy and environmental innovation, it's attracted companies across various industries, all working toward a shared goal: advancing clean technology.
