Lead and scale a verification organization for PHY and controller products, owning end-to-end verification strategy across link layer, PCS, PMA, FEC, and AMS flows. Build teams, drive UVM/RNM/AMS methodologies, manage tapeout verification milestones, vendor VIP integration, CI/CD and coverage-driven signoff, and ensure standards compliance (IEEE 802.3, UCIe).
Join the leading chiplet startup! As the Director of Design Verification at Eliyan, you will lead and scale a high-performing verification team at a fast-paced startup creating technologies that fuel tomorrow’s chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. You will own the end-to-end verification strategy across multiple PHY and controller products, spanning link layer, PCS, PMA, forward error correction, and analog/mixed-signal verification flows. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits.
Key Responsibilities:
- Define and own the verification strategy and methodology across multiple PHY and controller product lines, including D2D, UCIe, and Ethernet interfaces
- Build, mentor, and manage a world-class verification team; establish best practices for UVM-based environments, coverage-driven verification, and formal methods
- Drive verification planning and execution for link layer, PCS, PMA, forward error correction (FEC), auto-negotiation, and link training subsystems
- Establish and champion analog/mixed-signal (AMS) verification flows, including real-number modeling (RNM), SVAMS co-simulation strategies, and integration of AMS behavioral models into digital verification environments
- Partner with design, architecture, DFT, and physical design teams to drive micro-architecture reviews, test-plan completeness, and functional/code/assertion coverage closure
- Own verification milestones and deliverables across multiple concurrent tapeout programs; track progress, manage risk, and report status to executive leadership
- Drive continuous improvement in verification infrastructure including regression frameworks, CI/CD integration, coverage analytics, and productivity tooling
- Ensure IP compliance with relevant industry standards including IEEE 802.3, UCIe, and emerging D2D interconnect specifications
- Evaluate, integrate, and manage 3rd party VIPs and AMS verification IP; coordinate feature/bug tracking and vendor relationships
- Oversee development of DPI-based firmware co-simulation environments and system-level verification strategies for PHY bring-up and validation
- Oversee GLS environments for functional, timing, and power-aware simulations; drive signoff quality for tapeout readiness
Qualifications:
- Masters or Ph.D in Electrical Engineering, Computer Engineering, or related fields
- 15+ years of experience in design verification of high-speed serial interfaces, PHYs, and controller IPs, with at least 5 years in a people-management or leadership role
- Deep expertise in SystemVerilog/UVM methodology, constrained-random verification, assertion-based verification, and formal verification techniques
- Demonstrated experience with AMS verification methodologies including real-number modeling (RNM), Verilog-AMS, SVAMS co-simulation, and mixed-signal behavioral modeling
- Strong working knowledge of link layer protocols, PCS architectures (including FEC — RS-FEC, KP4, KR4), Ethernet 802.3 clauses for 100G/200G/400G/800G, and die-to-die interconnect standards such as UCIe
- Proven ability to drive verification innovation including automation, AI/ML-assisted verification, and scalable methodologies that improve team productivity and product quality
- Hands-on experience verifying mixed-signal IPs (PLLs, CDRs, SerDes analog front-ends, DLLs) and integrating analog models into digital verification environments
- Track record of successfully building and scaling verification teams in startup or high-growth environments with multiple concurrent tapeouts
- Experience with DRAM Controllers/PHYs, HBM memory interfaces, and/or optical interconnect verification a plus
Top Skills
Ai/Ml-Assisted Verification
Cdr
Ci/Cd
Constrained-Random Verification
Coverage Analytics
Coverage-Driven Verification
Dft
Dll
Dpi
Dram Controllers
Ethernet (100G/200G/400G/800G)
Formal Verification
Gate-Level Simulation (Gls)
Hbm
Ieee 802.3
Kp4
Kr4
Pll
Real-Number Modeling (Rnm)
Rs-Fec
Serdes
Svams
Systemverilog
Systemverilog Assertions (Sva)
Ucie
Uvm
Verilog-Ams
Similar Jobs
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
As a Digital Sales Representative, you will drive sales growth through proactive outreach, relationship building, and strategic sales tactics in the enterprise software sector.
Top Skills:
Salesforce
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Own and grow assigned customer accounts by ensuring satisfaction and product adoption, coaching customers on SailPoint solutions, identifying expansion opportunities, driving renewals, and acting as a trusted advisor to deliver value and retention.
Top Skills:
Crm SoftwareSailpoint
Artificial Intelligence • Enterprise Web • Software • Design • Generative AI
The Growth Account Executive will engage with potential and existing customers, build a sales pipeline, and drive the sales cycle at Webflow, focusing on SaaS solutions for web design and development.
Top Skills:
SaaSSales
What you need to know about the Vancouver Tech Scene
Raincouver, Vancity, The Big Smoke — Vancouver is known by many names, and in recent years, it has gained a reputation as a growing hub for both tech and sustainability. Renowned for its natural beauty, the city has become a magnet for professionals eager to create environmental solutions, and with an emphasis on clean technology, renewable energy and environmental innovation, it's attracted companies across various industries, all working toward a shared goal: advancing clean technology.
